Overview
Features
Specification
Gallery
Downloads
Awards/Review
Ordering Info
Bookmark and Share

TwinMOS Introducing DDR2 SDRAM is a Double Data Rate Synchronous Dynamic Random Access M


240 edge connector pads
Data Rate 533 MHz
SSTL-18 interface 1.8 Voltage +/- 0.1V
Package FBGA


Specifications:

    • JEDEC Standard
    • Bandwidth(max):4.2GB/s
    • Date Rate:533MHz
    • Double Data Rate architecture
    • Differential Data Strobe (DQS)
    • Differential clock inputs (CK and /CK)
    • MRS cycle with address key programs


* CAS latency: 3, 4& 5
* Burst length: 4 & 8
* Burst type: Sequential & Interleave

    • 2 variations of refresh


*Auto refresh & Self refresh

  • Edge aligned data output, center aligned data input
  • 2 banks to be operated simultaneously or independently
  • Serial Presence Detect with EEPROM



2gb-ddr2-533-dimm.jpg

N/A


Media Award

 

Award

Description

Date

Media

Country

-

-

-

-

-

Media Review

Award

Description

Date

Media

Country

-

-

-

-

-




Model/Part No. Color Capacity EAN Code
     
   
 



website security